

FAST CMOS 18-BIT REGISTER

IDT54/74FCT16823AT/BT/CT/ET IDT54/74FCT162823AT/BT/CT/ET

FEATURES:

· Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1μA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
- Extended commercial range of -40°C to +85°C
- Vcc = 5V ±10%

• Features for FCT16823AT/BT/CT/ET:

- High drive outputs (-32mA IOH, 64mA IOL)
- Power off disable outputs permit "live insertion"
- Typical Volp (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C

Features for FCT162823AT/BT/CT/ET:

- Balanced Output Drivers: ±24mA (commercial),
 ±16mA (military)
- Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at VCC = 5V,TA = 25°C


DESCRIPTION:


The FCT16823AT/BT/CT/ET and FCT162823AT/BT/CT/ET 18-bit bus interface registers are built using advanced, dual metal CMOS technology. These high-speed, low-power registers with clock enable (xCLKEN) and clear (xCLR) controls are ideal for parity bus interfacing in high-performance synchronous systems. The control inputs are organized to operate the device as two 9-bit registers or one 18-bit register. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16823AT/BT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162823AT/BT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times – reducing the need for external series terminating resistors. The FCT162823AT/BT/CT/ET are plug-in replacements for the FCT16823AT/BT/CT/ET and ABT16823 for on-board interface applications.

FUNCTIONAL BLOCK DIAGRAM






The IDT logo is a registered trademark of Integrated Device Technology, Inc.

AUGUST 1996

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin Names	Description
xDx	Data inputs
xCLK	Clock Inputs
xCLKEN	Clock Enable Inputs (Active LOW)
xCLR	Asynchronous clear Inputs (Active LOW)
xŌĒ	Output Enable Inputs (Active LOW)
xQx	3-State Outputs

2772 tbl 01

2772 lnk 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	GND	0.0 10 11.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to	–0.5 to	V
	GND	Vcc +0.5	
Tstg	Storage Temperature	-65 to +150	°C
Iout	DC Output Current	-60 to +120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXXT Output and I/O terminals.
- 3. Output and I/O terminals for FCT162XXXT.

FUNCTION TABLE(1)

			Outputs				
	xŌĒ	xCLR	x CLKEN	xCLK	хDх	xQx	Function
	Н	Х	Х	Х	Х	Z	High Z
	L	L	Х	Х	Х	L	Clear
	L	Н	Н	Х	Х	Q ⁽²⁾	Hold
Ī	Н	Н	L	1	L	Z	Load
Ī	Н	Н	L	1	Н	Z	
Ī	L	Н	L	↑	L	L	
	L	Н	L	1	Н	Н	

NOTES:

2772 tbl 02

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High Impedance
- Output level before indicated steady-state input conditions were established.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input	VIN = 0V	3.5	6.0	pF
	Capacitance				
Соит	Output	Vout = 0V	3.5	8.0	pF
	Capacitance				

2772 lnk 04

1. This parameter is measured at characterization but not tested.

5.16 3

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: TA = -40° C to $+85^{\circ}$ C, VCC = 5.0V \pm 10%; Military: TA = -55° C to $+125^{\circ}$ C, VCC = 5.0V \pm 10%

Symbol	Parameter	Test Con	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH	l Level	2.0	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW	Level	_	_	0.8	V
IIн	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	Vı = Vcc	_	_	±1	μΑ
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lıL	Input LOW Current (Input pins) ⁽⁵⁾		Vı = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾				_	±1	
lozн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μΑ
lozL	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	_	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18m	A	_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND	(3)	-80	-140	-225	mA
VH	Input Hysteresis	_		_	100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	5	500	μΑ
Іссн							
Iccz							

2772 lnk 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16823T

Symbol	Parameter	Test Con	Min.	Typ. ⁽²⁾	Max.	Unit	
lo	Output Drive Current	Vcc = Max., Vo = 2.5V	(3)	- 50	_	-180	mA
Voн	Output HIGH Voltage	Vcc = Min.	Iон = −3mA	2.5	3.5	_	V
		VIN = VIH or VIL	IOH = −12mA MIL.	2.4	3.5	_	V
			IOH = -15 mA COM'L.				
			IOH = -24mA MIL.	2.0	3.0		V
			$IOH = -32mA COM'L.^{(4)}$				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 48mA MIL.		0.2	0.55	V
		VIN = VIH or VIL IOL = 64mA COM'L.					
IOFF	Input/Output Power Off Leakage ⁽⁵⁾	$VCC = 0V$, $VIN or VO \le 4$	4.5V	_		±1	μΑ

2772 lnk 06

OUTPUT DRIVE CHARACTERISTICS FOR FCT162823T

Symbol	Parameter	Test Cor	Min.	Typ. ⁽²⁾	Max.	Unit	
IODL	Output LOW Current	VCC = 5V, VIN = VIH or V	60	115	200	mA	
lodh	Output HIGH Current	Vcc = 5V, Vin = ViH or	-60	-115	-200	mA	
Voн	Output HIGH Voltage	Vcc = Min.	IOH = -16mA MIL.	2.4	3.3	_	V
		VIN = VIH or VIL	Iон = -24mA COM'L.				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 16mA MIL.	_	0.3	0.55	٧
		VIN = VIH or VIL	IOL = 24mA COM'L.				

2772 lnk 07 NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ΔΙCC	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. $Vin = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = xCLKEN = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND		75	120	μΑ/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcP= 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	0.8	1.7	mA
		xOE = xCLKEN = GND at fi = 5MHz 50% Duty Cycle One Bit Toggling	VIN = 3.4V VIN = GND	_	1.3	3.2	
		Vcc = Max. Outputs Open fcP= 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	4.2	7.1 ⁽⁵⁾	
		$x\overline{OE} = x\overline{CLKEN} = GND$ at fi = 2.5MHz 50% Duty Cycle Eighteen Bits Toggling	VIN = 3.4V VIN = GND	_	9.2	22.1 ⁽⁵⁾	

2772 tbl 08

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
 Per TTL driven input (Vin = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fcpNcp/2 + fiNi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fcP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

2772 tbl 09

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FC	T16823A	T/162823	AT	FC	T16823B	T/162823	ЗТ	
			Coi	m'l.	М	il.	Coi	n'l.	М	il.]
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay xCLK to xQx	CL = 50pF $RL = 500\Omega$	1.5	10.0	1.5	11.5	1.5	7.5	1.5	8.5	ns
		$C_L = 300 pF^{(5)}$ $R_L = 500 \Omega$	1.5	20.0	1.5	20.0	1.5	15.0	1.5	16.0	
tPHL	Propagation Delay xCLR to xQx	CL = 50pF $RL = 500\Omega$	1.5	14.0	1.5	15.0	1.5	9.0	1.5	9.5	ns
tPZH tPZL	Output Enable Time xOE to xQx	CL = 50pF $RL = 500\Omega$	1.5	12.0	1.5	13.0	1.5	8.0	1.5	9.0	ns
		$C_L = 300 pF^{(5)}$ $R_L = 500 \Omega$	1.5	23.0	1.5	25.0	1.5	15.0	1.5	16.0	
tPHZ tPLZ	Output Disable Time xOE to xQx	$CL = 5pF^{(5)}$ $RL = 500\Omega$	1.5	7.0	1.5	8.0	1.5	6.5	1.5	7.0	ns
		CL = 50pF $RL = 500\Omega$	1.5	8.0	1.5	9.0	1.5	7.5	1.5	8.0	
tsu	Set-up Time HIGH or LOW xDx to xCLK	CL = 50pF $RL = 500\Omega$	4.0	1	4.0	1	3.0	ı	3.0	ı	ns
tH	Hold Time HIGH or LOW xDx to xCLK		2.0	1	2.0	ı	1.5	ı	1.5	ı	ns
tsu	Set-up Time HIGH or LOW xCLKEN to xCLK		4.0		4.0		3.0		3.0		ns
tH	Hold Time HIGH or LOW xCLKEN to xCLK		2.0	1	2.0	1	0	l	0	l	ns
tw	xCLK Pulse Width HIGH or LOW		7.0	_	7.0		6.0	_	6.0	_	ns
tw	xCLR Pulse Width LOW		6.0	_	7.0	_	6.0	_	6.0		ns
trem	Recovery Time xCLR to xCLK		6.0	_	7.0	_	6.0	_	6.0	_	ns
tsk(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	_	0.5	_	0.5	ns

NOTES:

1. See test circuit and waveforms.

- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
 This limit is guaranteed but not tested.
- 5. This condition is guaranteed but not tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			FC	FCT16823CT/162823CT		FC	T16823E	T/162823I	ET		
			Coi	Com'l.		Mil.		n'l.	Mil.		1
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay xCLK to xQx	$C_L = 50pF$ $R_L = 500\Omega$	1.5	6.0	1.5	7.0	1.5	4.4	_		ns
		$C_L = 300 pF^{(5)}$ $R_L = 500 \Omega$	1.5	12.5	1.5	13.5	1.5	8.0	_	1	
tPHL	Propagation Delay xCLR to xQx	CL = 50pF $RL = 500\Omega$	1.5	8.0	1.5	8.5	1.5	4.4	_	l	ns
tPZH tPZL	Output Enable Time xOE to xQx	CL = 50pF $RL = 500\Omega$	1.5	7.0	1.5	8.0	1.5	4.4	_	-	ns
		$C_L = 300 pF^{(5)}$ $R_L = 500 \Omega$	1.5	12.5	1.5	13.5	1.5	9.0	_	1	
tPHZ tPLZ	Output Disable Time xOE to xQx	$C_L = 5pF^{(5)}$ $R_L = 500\Omega$	1.5	6.2	1.5	6.2	1.5	3.6		1	ns
		CL = 50pF $RL = 500\Omega$	1.5	6.5	1.5	6.5	1.5	3.6	_	1	
tsu	Set-up Time HIGH or LOW xDx to xCLK	CL = 50pF $RL = 500\Omega$	3.0	_	3.0	_	1.5	_	_	_	ns
tH	Hold Time HIGH or LOW xDx to xCLK		1.5	_	1.5	_	0.0	_	_	_	ns
tsu	Set-up Time HIGH or LOW xCLKEN to xCLK		3.0	_	3.0	_	2.5	_	_	_	ns
tH	Hold Time HIGH or LOW xCLKEN to xCLK		0	_	0	_	0.0	_	_	_	ns
tw	xCLK Pulse Width HIGH or LOW		6.0	_	6.0	_	3.0 ⁽⁴⁾	_	_	_	ns
tw	xCLR Pulse Width LOW		6.0	_	6.0	_	3.0(4)	_	_	_	ns
trem	Recovery Time xCLR to xCLK		6.0		6.0	_	3.0	_			ns
tsk(o)	Output Skew ⁽³⁾			0.5	_	0.5	_	0.5		_	ns

NOTES:

2772 tbl 10

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
 This limit is guaranteed but not tested.
- 5. This condition is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low	Closed
Enable Low	
All Other Tests	Open


DEFINITIONS:

2772 lnk 10


C_L= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns

5.16 8

ORDERING INFORMATION



2772 drw 10

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com